

**“Design of Multi-Gigabit ATCA Backplanes
and Logic Card Interfaces”
*An ATCA Summit Presentation***

copyright 1999 – 2006 North East Systems Associates, Inc.

**Development Based on the Work of
Dr. Edward P. Sayre, P. E.
and Dr. Edward P. Sayre, III**

**Presented by
Dr. Edward P. Sayre, P. E.**

**North East Systems Associates, Inc.
1 South Avenue, 3rd Floor
Natick, Massachusetts 01760 U.S.A.**

Tel: +1.508.652.0088 ❖ Fax: + 1.508.652.0083



NESA Overview

- Founded in 1973, NESA helps start-ups and established companies get to market quickly with superior products. NESA is in the business of reducing the risks of integrating advanced technology and increasing a client's return on investment.
- NESA provides design and analysis of high performance products for networking, telecommunications, computer, semiconductor and interconnect companies.

NESA is "Right by Design" - Design Expertise & Maturity

NESA Means Time to Market with Competitive Products

NESA is an Experienced Gigabit Technology Partner

NESA is an ATCA Technology Gateway and Solution Provider




Introduction

- The design and qualification of multi-Gigabit ATCA and MicroTCA backplanes is a complex process. As the ATCA specification is presently written, the interconnects are defined in terms of the logical slot numbering, which permits various physical configurations. The two architectures supported by the ATCA specification are single or redundant switch centric and full or partial meshes.
- This tutorial will focus on the interconnect design of various ATCA backplane architectures. For simplicity, switch architectures will be emphasized but the principles will apply to mesh architectures as well. Topics will cover:
 - Various differential architectures
 - The limits of FR-4 with respect to data rates,
 - A review of background technology to assist in designing with low loss dielectric materials,
 - What differential impedance means and how to design traces to meet the 100 Ω fabric and 130 Ω clock differential trace requirements.
- Fabric speeds in excess of 1.25 Gbps will be the major focus.

Introduction to ATCA Architectures

- The ATCA system interconnect architecture specification has been written in terms of logical slot connections. The designer is then free to map the logical architecture onto the physical architecture of chassis and backplane. Different combinations of logical and physical locations lead to dramatically different architectures.
- The most popular configurations are the centralized 14-slot switch and 5-slot full mesh architectures. Other architectures which have been seen are non-centralized redundant switches.
- The latter is more difficult to rout but provides redundancy with respect to the cooling system; that is, if a fan fails over one of the switches, the other switch remain in operation. When switch locations are left and right justified, the traces tend to be longer and suffer more loss between the switch and node cards.

Conventional Dual Star Switch Architecture




Centralized Switch Architecture Features

- Shortest overall trace lengths: Improved FR-4 usable to perhaps 5 Gbps.
- Simplest and least expensive to layout & rout.
- Three thermal zones: Use six (6) 5 ¼” high capacity fans to cover the area. An N+1 reliability cooling design probably not possible.
- Single point of thermal failure with highest power boards.
- Unbalanced thermal zones and potential for maximum flow choke.
- Probably will be the most common design for all time!

Enhanced Thermal Reliability Dual Star Architecture

Physical Slots	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Logical slots	Node 15	Node 13	Node 11	Node 9	Node 7	Hub 1	Node 5	Node 3	Node 4	Node 6	Hub 2	Node 8	Node 10	Node 12	Node 14	Node 16




Low Power Cooling Zone # 1 High Power Cooling Zone # 2 High Power Cooling Zone # 3 Low Power Cooling Zone # 4

Separated Switch Architecture Features

- Medium overall trace lengths: Improved FR-4 usable to perhaps 5 Gbps.
- Somewhat more complex to layout & rout.
- No single point of thermal failure with highest power boards.
- Perhaps four (4) independent thermal zones rather than three (3). Smaller diameter high capacity fans provide a measure of redundancy for N+1 reliable designs. Might raise the cost of fan tray solutions.
- Balanced thermal zones and low potential for flow choke.
- Uncommon physical architecture in Telecom industry.

Isolated Switch Architecture

Physical Slot	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Logical slot	Hub 1	Node 3	Node 5	Node 7	Node 9	Node 11	Node 13	Node 15	Node 16	Node 14	Node 12	Node 10	Node 8	Node 6	Node 4	Hub 2



Cooling Zone #1

Cooling Zone #2

Cooling Zone #3

Isolated Switch Architecture Features

- Longest overall trace lengths: Improved FR-4 usable to perhaps 3.125 Gbps.
- Complex to layout & rout and requires higher layer count due to crossovers.
- No single point of thermal failure with highest power boards.
- Perhaps three (3) independent thermal zones rather than four (4).
- Balanced thermal zones and low potential for maximum flow choke.
- Common physical architecture in Telecom industry.

Practical ATCA Backplane Design Features

- Backplane material choices and design impacts
- Differential Impedance
- Bussed clocks
- Data Fabric Requirements and Characteristics
- Performance and technology roadmap

Selected Properties of PWB Materials

PWB Material	Dielectric Constant	Measured Conditions	Dissipation Factor @ rm T	CTE ² - (PPM/°C)		Tensile Modulus (MPSI)
				X-Y Axis	Z-Axis	
PTFE	2.14	@ 10 GHz	0.0004	224	224	0.05
PTFE/Microfiber	2.20	@ 10 GHz	0.0008	24	261	0.14
RO-3003	3.00	@ 10 GHz	0.0013	17	17	0.3
RO4403	3.17	@ 10 GHz	0.005	16 - 19	80	?
Nelco 6000-SI	3.20	@ 2.5 Ghz	TBD	9 - 13	3.70%	TBD
Polyimide / Quartz	3.35	@ 1 MHz	0.005	6-8	34	?
RO4003	3.38	@ 10 GHz	0.0027	11 -14	46	0.39
Nelco 6000	3.40	@ 2.5 Ghz	0.009	10 - 12	3.70%	3.63 (avg)
RO4350B	3.48	@ 10 GHz	0.004	14 - 16	50	0.166
RO4450B	3.54	@ 10 GHz	0.004	16 - 19	60	?
Polyimide / Kevlar	3.60	@ 1 MHz	0.008	3.4-6.7	83	4
Nelco 4000-13	3.70	@ 2.5 Ghz	0.014	10 - 14	3.50%	3.7 (avg)
Nelco 4000-6	4.1	@ 2.5 Ghz	0.022	12 - 16	3.90%	?
Polyimide / Glass	4.50	@ 1 MHz	0.01	11.7-14.2	60	2.8
Epoxy / Glass	4.80	@ 1 MHz	0.022	12.8-16	189	2.5

From: "Fluoropolymer Composite PWB for High Speed Digital Applications"
 D. J. Arthur, C. S. Jackson,; Internat'l Elect. Pk'g. Symp.; Oct. 85
 Orlando, FL


Park-Nelco Web site, all rights and trademarks belong to Park-Nelco, Inc.

Rogers Microwave Materials Division, all right and trademarks belong to Rogers Corp.

Stripline Impedance vs. Trace Width and Height


Trace - to Plane (Plane to Plane = 2H)

FR-4 and 0.5 oz. Copper



FR-4 Insertion Loss (dB) per meter


DC Loss = Skin Effect Loss @ 70.65 MHz, Skin Loss = Dielectric Loss @ 330.56 MHz



Note: 10 dB/m
= 0.254 dB/in
= 3.05 dB/ft


Nelco-4000-13SI Insertion Loss (dB) per meter

DC Loss = Skin Effect Loss @ 66.6 MHz, Skin Effect Loss = Dielectric Loss @ 1474 MHz



ATCA Bussed Synchronization Clock Design Summary

Typical ATCA Dual Star Switch Backplane- CLK Area



Working Impedance of Bussed Clock Traces

Vias, connectors and trace stubs have a MAJOR affect on the working controlled impedance of a printed wiring logic board and backplane. To a good approximation, the following equation permits the evaluation of via, connector and stub effects:

$$Z_{working} = Z_o * \sqrt{\frac{1}{1 + \frac{N * C_L}{\ell * C_o}}}$$

where: $Z_o = \sqrt{\frac{L_o}{C_o}}$ is the raw etch transmission line impedance, and

L_o and C_o are the raw etch per unit inductance [nH/m, nH/in, etc.] and capacitance [pf/m, pf/in, etc.]

N = number of capacitive loads,


C_L = total capacitance per load [pf, nf, etc.]

ATCA Bussed Synchronism Clock Impedance

- Clock bus impedance measurements should take place at either end of the bus in a clock termination location after the termination resistor is removed.
- The raw etch differential design impedance of the bussed M-LVDS ATCA clock interfaces on the backplane should be $130 \Omega \pm 10\%$.
- The connector via capacitance taken together over each slot lowers the raw etch impedance from 130Ω to about 105Ω .
- When the ZD connectors are pressed into the backplane, their bussed capacitive loading will lower the impedance to about 100Ω . This is called the un-filled bus slot impedance
- The 80.6Ω termination resistors at each end of the bus is a compromise value between the un-filled slot impedance of $\sim 100 \Omega$ and the filled slot impedance $\sim 60 \Omega$.

ATCA SI Measurement Set-ups

TDR/TDT/Skew Set-up



HP54750A with HP54754A & HP54751A plug-ins

NESA differential probes on bare backplane


Eye Pattern Set-up




Advantest D3186 PPG driving HP54751A plug-in in
Agilent Infinium DCA 86100A Oscilloscope

NESA test probe cards in backplane with headers

Measurement of Bussed Clocks Trace Impedance, (Drilled and Plated Vias, No Connectors)



Measurement of Bussed Clocks Trace Impedance, (Drilled and Plated Vias and Connectors)



ATCA Bussed Clock Design Summary

- The drilled vias for the ZD connector have, by far, the most significant effect on the ATCA clock bus impedance and lower the effective impedance by approximately $(26 - 30) \Omega$.
- The effect of the backplane half of the connector is small. Where there are unpopulated slots, the ATCA clock bus impedance will be $\sim 100 \Omega$.
- Although not shown, the “working differential impedance” of a full populated ATCA clock bus is $\sim 60 \Omega$ provided the stub length maximum is observed on the switch and node blades.
- The M-LVDS clock drivers “see” the bus differential impedance to be $\sim 30 \Omega$. M-LVDS drivers are capable of driving this low impedance bus to full swing voltage due to their ample current drive capabilities. LVDS clock drivers do not have sufficient drive capabilities.

Fabric, Base and Update Channel Impedance, Skew, Insertion Loss and Xtalk Requirements


Fabric, Base and Update Channel Impedance, Skew, Insertion Loss and Xtalk Requirements

- ATCA Backplane and Blade serial Fabric, Base, and Update Channel Link differential impedance of the is $100 \Omega \pm 10\%$.
- Fabric and Base Interface skew requirements:
 - Fabric Interface: The transmit and receive pairs within a channel should each have a matched delay of better than 17 ps.
 - Base Interface: All four pairs within a channel shall have a matched delay of better than 60 ps.
 - Skew within any differential pair shall not exceed 3.4 ps.
- Insertion loss should follow the limits as specified up to 5 GHz (10 Gbps).
- The near-end differential crosstalk (NEXT) coefficient should be $< 0.2\%$ for 35 mil spaced edge-coupled FR-4 designs. Results for other materials may vary but will be small.

Sample Fabric Interface Pair Measurements

- **TDR – Impedance for both Transmit and Receive paths**
 - **Channel 1 Tx[3:0] and Rx[3:0] – Pass, Pass**
 - **Channel 15 Tx[3:0] and Rx[3:0] – Pass, Pass**
- **Time Domain Transmission (TDT) Propagation Delay, Skew and Losses (Risetime and Amplitude)**
 - **Channel 1 Tx[3:0] and Rx[3:0] – Pass, Pass**
 - **Channel 15 Tx[3:0] and Rx[3:0] – Pass, Fail**
- **Eye-diagram Response @ 3.125, 5.00 and 6.25 Gbps**
 - **Eye Width and Eye Height – Pass, Pass, Fail**
 - **Jitter (p-p), Jitter (RMS) – Pass, Pass, Fail**

Typical ATCA Dual Star Switch Backplane: Fabric Area






Sample Fabric Interface Pair Measurements


TDR – Impedance




Fabric Interface: Ch.1 Tx Pair TDRs
"live" Trise ~35ps at TDR generator




Fabric Interface: Ch.1 Rx Pair TDRs
"live" Trise ~35ps at TDR generator



Fabric Interface: Ch.15 Tx Pair TDRs
"live" Trise ~35ps at TDR generator



Fabric Interface: Ch.15 Rx Pair TDRs
"live" Trise ~35ps at TDR generator




Sample Fabric Interface Pairs

Time Domain Transmission – Prop. Delay, Skew, and Losses

Differential Transmission Measurements

Four Transmit Pairs (Ch.1)


Fabric Ch. 1 Transmit Pair DTDs



Transmit Pair DTD Data				
Pair	Gain (%)	Trise,out (ps)	Prop. Delay* (ns)	Max. Skew (ns)
TX0	97.1	363	2.814	0.018
TX1	97.1	368	2.824	
TX2	97.1	353	2.806	
TX3	97.1	375	2.824	

Four Receive Pairs (Ch.1)

Fabric Ch.1 Receive Pair DTDs



Receive Pair DTD Data				
Pair	Gain (%)	Trise,out (ps)	Prop. Delay* (ns)	Max. Skew (ns)
RX0	97.1	378	2.757	0.004
RX1	97.1	376	2.755	
RX2	97.1	382	2.753	
RX3	97.1	372	2.753	


Note: AdvancedTCA™ skew requirement between Fabric Transmit Pairs and between Receive Pairs is 17ps (0.017ns).

* Delays include NESA fixturing - these are relative measurements for determination of skew

Differential Transmission Measurements

Four Transmit Pairs (Ch.15)


Fabric Ch.15 Transmit Pair DTDTs



Transmit Pair DTD Data				
Pair	Gain (%)	Trise,out (ps)	Prop. Delay* (ns)	Max. Skew (ns)
TX0	97.1	410	2.843	0.014
TX1	97.1	407	2.83	
TX2	97.5	410	2.839	
TX3	96.7	395	2.829	

Four Receive Pairs (Ch.15)

Fabric Ch.15 Receive Pair DTDs



Receive Pair DTD Data				
Pair	Gain (%)	Trise,out (ps)	Prop. Delay* (ns)	Max. Skew (ns)
RX0	97.1	405	2.758	0.023
RX1	97.1	396	2.778	
RX2	97.1	406	2.755	
RX3	97.5	397	2.778	

Note: AdvancedTCA™ skew requirement between Fabric Transmit Pairs and between Receive Pairs is 17ps (0.017ns).

* Delays include NESA fixturing - these are relative measurements for determination of skew


Sample Fabric Interface Pairs

Receive Eye Patterns

PRBS $2^{23}-1$ at 3.125Gbps

Reference Eye Pattern

Data Rate = 3.125Gbps



Jitter (p-p) = 11ps
 Jitter (RMS) = 2ps
 Eye Width* = 302ps
 Eye Height** = 972mV

Note: Rx mask per ATCA test plan;
 Jitter = 0.25UI, amplitude +/- 100mV.
 Mask slope not specified (XAUI less steep).

* Widest inside opening at zero-crossing



** Largest inside opening at center of eye

Fabric Interface: Sample Transmit & Receive Pairs

Data Rate = 3.125Gbps

Transmit Pair

Receive Pair



Jitter (p-p) = 57ps
 Jitter (RMS) = 13ps
 Eye Width* = 262ps
 Eye Height** = 568mV

Note: Rx mask per ATCA test plan;
 Jitter = 0.25UI, amplitude +/-100mV.
 Mask slope not specified (XAUI less steep).

* Widest inside opening at zero-crossing
 ** Largest inside opening at center of eye

Jitter (p-p) = 51ps
 Jitter (RMS) = 11ps
 Eye Width = 265ps
 Eye Height = 548mV

Sample Base Interface Pairs

Receive Eye Patterns



PRBS $2^{23}-1$ at 3.125Gbps

Base Interface: Sample Transmit & Receive Pairs

Data Rate = 3.125Gbps

Transmit Pair

Receive Pair



Jitter (p-p) = 55ps
 Jitter (RMS) = 12ps
 Eye Width* = 260ps
 Eye Height** = 568mV

Note: Rx mask per ATCA test plan;
 Jitter = 0.25UI, amplitude +/-100mV.
 Mask slope not specified (XAUI less steep).

* Widest inside opening at zero-crossing
 ** Largest inside opening at center of eye

Jitter (p-p) = 57ps
 Jitter (RMS) = 11ps
 Eye Width = 262ps
 Eye Height = 552mV

Sample Fabric Interface Pairs

Receive Eye Patterns



PRBS $2^{23}-1$ at 5 Gbps and 6.25 Gbps

Fabric Interface: Reference Eye Patterns

Data Rate = 5 Gbps and 6.25 Gbps

5Gbps Reference

6.25Gbps Reference



Jitter (p-p) = 12ps
 Jitter (RMS) = 2ps
 Eye Width* = 186ps
 Eye Height** = 936mV

Note: Rx mask per XAUI spec., scaled to specified data rates; amplitude +/-100mV.

* Widest inside opening at zero-crossing
 ** Largest inside opening at center of eye



Jitter (p-p) = 11ps
 Jitter (RMS) = 2ps
 Eye Width = 145ps
 Eye Height = 932mV

Fabric Interface: Sample Pair Eye Patterns

Data Rate = 5 Gbps and 6.25 Gbps

Fabric Pair at 5Gbps

Fabric Pair at 6.25Gbps



Jitter (p-p) = 57ps
 Jitter (RMS) = 11ps
 Eye Width* = 140ps
 Eye Height** = 264mV

Note: Rx mask per XAUI spec., scaled to specified data rates; amplitude +/-100mV.

* Widest inside opening at zero-crossing
 ** Largest inside opening at center of eye



Jitter (p-p) = 81ps
 Jitter (RMS) = 14ps
 Eye Width = 80ps
 Eye Height = 128mV

Fabric Interface: Sample Pair Eye Patterns

Data Rate = 5Gbps and 6.25Gbps

Fabric Pair at 5Gbps

Fabric Pair at 6.25Gbps



Jitter (p-p) = 60ps
 Jitter (RMS) = 11ps
 Eye Width* = 141ps
 Eye Height** = 336mV

Note: Rx mask per XAUI spec., scaled to specified data rates; amplitude +/-100mV.

* Widest inside opening at zero-crossing
 ** Largest inside opening at center of eye

Jitter (p-p) = 66ps
 Jitter (RMS) = 13ps
 Eye Width = 97ps
 Eye Height = 200mV (no margin)

ATCA Backplane Design Summary

- The ATCA backplane specification permits a wide variety of physical implementations as shown in the presentation.
- The choice of PCB materials strongly determines the upper limit of data rate across the data fabric, although via fabrication technology can be very important.
- The ATCA bussed clock design permits redundant distribution of synchronism clocks and utilizes M-LVDS technology. Design of the bus must take into account the loading effects of the connector, vias and stubs.
- The ATCA data fabric has strict impedance and channel skew limits which must take into account the connector and trace effects. To exceed the minimum data rates, the ATCA specification guidelines must be extended to take into account material, trace, via and fabrication connector-via bandwidth limit mitigation.

NESA Contact Information

North East Systems Associates, Inc. (NESA)
235 Littleton Road, Suite 2
Westford, MA USA

[T]: 01-978-392-8787

[F]: 01-978-392-8686

[E]: esayre@nesa.com

baxter@nesa.com

esayre3@nesa.com

Many Thanks for your kind attention!